

## All-Amorphous-Oxide Transparent, Flexible Thin-Film Transistors. Efficacy of Bilayer Gate Dielectrics

Jun Liu,<sup>†</sup> D. Bruce Buchholz,<sup>‡</sup> Jonathan W. Hennek,<sup>†</sup> Robert P. H. Chang,<sup>\*,‡</sup> Antonio Facchetti,<sup>\*,†,‡</sup> and Tobin J. Marks<sup>\*,†,‡</sup>

Department of Chemistry, Department of Materials Science and Engineering, and the Materials Research Center, Northwestern University, Evanston, Illinois 60208-3113

Received December 7, 2009; E-mail: r-chang@northwestern.edu; a-facchetti@northwestern.edu; t-marks@northwestern.edu

**Abstract:** Optically transparent and mechanically flexible thin-film transistors (TF-TFTs) composed exclusively of amorphous metal oxide films are fabricated on plastic substrates by combining an amorphous Ta<sub>2</sub>O<sub>5</sub>/SiO<sub>x</sub> bilayer transparent oxide insulator (TOI) gate dielectric with an amorphous zinc–indium–tin oxide (a-ZITO) transparent oxide semiconductor (TOS) channel and a-ZITO transparent oxide conductor (TOC) electrodes. The bilayer gate dielectric is fabricated by the post-cross-linking of vapor-deposited hexachlorodisiloxane-derived films to form thin SiO<sub>x</sub> layers (v-SiO<sub>x</sub>) on amorphous Ta<sub>2</sub>O<sub>5</sub> (a-Ta<sub>2</sub>O<sub>5</sub>) films grown by ion-assisted deposition at room temperature. The a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer TOI dielectric integrates the large capacitance of the high dielectric constant a-Ta<sub>2</sub>O<sub>5</sub> layer with the excellent dielectric/semiconductor interfacial compatibility of the v-SiO<sub>x</sub> layer in a-ZITO TOS-based TF-TFTs. These all-amorphous-oxide TF-TFTs, having a channel length and width of 100 and 2000 μm, respectively, perform far better than a-Ta<sub>2</sub>O<sub>5</sub>-only devices and exhibit saturation-regime field-effect mobilities of ~20 cm<sup>2</sup>/V·s, on-currents > 10<sup>-4</sup> A, and current on–off ratios > 10<sup>5</sup>. These TFTs operate at low voltages (~4.0 V) and exhibit good visible-region optical transparency and excellent mechanical flexibility.

### Introduction

The adaptation of transistors, the fundamental building blocks of modern electronics, to unconventional applications such as large-area sensors, display drivers, and radio frequency identification tags has been the focus of intensive research over the past decade.<sup>1</sup> Among the new materials that have recently attracted interest as active channels in unconventional transistors are transparent oxide semiconductors (TOSs), which can exhibit high carrier mobility and optical transparency, and which have received attention since the first demonstration of a transparent thin-film transistor (TFT) using a high-temperature-annealed polycrystalline ZnO semiconductor in 2003.<sup>2</sup> Compared to their crystalline counterparts, amorphous TOSs (a-TOSs) offer distinctive attractions such as typically lower processing temperatures, smoother surfaces, better film uniformity, and enhanced

mechanical flexibility, while maintaining comparable or greater carrier mobilities.<sup>3</sup> The latter characteristic is largely due to the non-negligible spatial overlap of the isotropic metal s states which form the conduction band minima (CBM) and serve as the charge carrier pathways.<sup>3a,4</sup> This combination of characteristics positions a-TOSs as ideal candidates to use as TFT channel materials for realizing flexible, transparent electronics. Fifth period cations such as In<sup>3+</sup> and Sn<sup>4+</sup>, which have [Kr](4d)<sup>10</sup>(5s)<sup>0</sup> electronic configurations, are ideal a-TOS candidates due to the substantial s orbital overlap, which is primarily determined by the principal quantum number (*n*), assuming that crystallization is suppressed. Moreover, the incorporation of aliovalent cations

<sup>†</sup> Department of Chemistry.

<sup>‡</sup> Department of Materials Science and Engineering.

- (1) (a) Kagan, C. R.; Andry, P. *Thin-Film Transistors*; Marcel Dekker: New York, 2003. (b) Sze, S. M.; Ng, K. K. *Physics of Semiconductor Devices*, 3rd ed.; John-Wiley & Sons, Inc.: Hoboken, NJ, 2007. (c) Kurzweil, P. *Sensors* **2009**, *9*, 4955–4985. (d) DiBenedetto, S. A.; Facchetti, A.; Ratner, M. A.; Marks, T. J. *Adv. Mater.* **2009**, *21*, 1407–1433. (2) (a) Hoffman, R. L.; Norris, B. J.; Wager, J. F. *Appl. Phys. Lett.* **2003**, *82*, 733–735. (b) Garcia, P. F.; McLean, R. S.; Reilly, M. H.; Nunes, G. *Appl. Phys. Lett.* **2003**, *82*, 1117–1119. (c) Chiang, H. Q.; Wager, J. F.; Hoffman, R. L.; Jeong, J.; Keszler, D. A. *Appl. Phys. Lett.* **2005**, *86*, 013503. (d) Jackson, W. B.; Hoffman, R. L.; Herman, G. S. *Appl. Phys. Lett.* **2005**, *87*, 193503. (e) Bashir, A.; Wobkenberg, P. H.; Smith, J.; Ball, J. M.; Adamopoulos, G.; Bradley, D. D. C.; Anthopoulos, T. D. *Adv. Mater.* **2009**, *21*, 2226–2231. (f) Facchetti, A.; Marks, T. J., Eds. *Transparent Electronics: From Synthesis to Applications*; John Wiley & Sons: Chichester, UK, 2010.

- (3) (a) Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. *Nature* **2004**, *432*, 488–492. (b) Kim, H. S.; Kim, M. G.; Ha, Y. Q.; Kanatzidis, M. G.; Marks, T. J.; Facchetti, A. *J. Am. Chem. Soc.* **2009**, *131*, 10826–10827. (c) Barquinha, P.; Pereira, L.; Goncalves, G.; Martins, R.; Fortunato, E. *J. Electrochem. Soc.* **2009**, *156*, H161–H168. (d) Kim, D.; Koo, C. Y.; Song, K.; Jeong, Y.; Moon, J. *Appl. Phys. Lett.* **2009**, *95*, 103501. (e) Jeong, S.; Ha, Y.-G.; Facchetti, A.; Marks, T. J. *Adv. Mater.* **2010**, *22*, 1346–1350. (4) (a) Yabuta, H.; Sano, M.; Abe, K.; Aiba, T.; Den, T.; Kumomi, H.; Nomura, K.; Kamiya, T.; Hosono, H. *Appl. Phys. Lett.* **2006**, *89*, 112123. (b) Hosono, H. *J. Non-Cryst. Solids* **2006**, *352*, 851–858. (c) Wang, A.; Babcock, J. R.; Edleman, N. L.; Metz, A. W.; Lane, M. A.; Asahi, R.; Dravid, V. P.; Kannewurf, C. R.; Freeman, A. J.; Marks, T. J. *Proc. Natl. Acad. Sci. U.S.A.* **2001**, *98*, 7113–7116. (d) Asahi, R.; Wang, A.; Babcock, J. R.; Edleman, N. L.; Metz, A. W.; Lane, M. A.; Dravid, V. P.; Kannewurf, C. R.; Freeman, A. J.; Marks, T. J. *Thin Solid Films* **2002**, *411*, 101–105. (e) Yang, Y.; Jin, S.; Medvedeva, J. E.; Ireland, J. R.; Metz, A. W.; Ni, J.; Hersam, M. C.; Freeman, A. J.; Marks, T. J. *J. Am. Chem. Soc.* **2005**, *127*, 8796–8804. (f) Freeman, A. J.; Poeppelmeier, K. P.; Mason, T. O.; Chang, R. P. H.; Marks, T. J. *MRS Bull.* **2000**, *25*, 45–51.

of differing size frequently stabilizes amorphous oxide phases;<sup>5</sup> hence, the incorporation of some smaller cations is desirable. Note that a well-dispersed CBM also exists in fourth period ZnO due to the small intercation distances.<sup>6</sup> Thus, films of the quaternary a-TOS, amorphous zinc–indium–tin oxide (a-ZITO), can be readily grown by sputtering or inkjet printing and afford acceptable TFT performance.<sup>7</sup> More intriguingly, both a-ZITO TOS and transparent oxide conductor (TOC) films with the same metal ion composition can be deposited by pulsed-laser deposition (PLD) at room temperature by maintaining the O<sub>2</sub> deposition pressure ( $P_{\text{oxygen}}$ ) at a higher or a lower value, respectively.<sup>8</sup> While the a-ZITO TOS can serve as an efficient TFT channel material, the a-ZITO TOC is an ideal choice to serve as transparent source/drain electrodes and to ensure Ohmic contacts to the a-ZITO TOS channel.<sup>9</sup> Moreover, this same material can serve as the transparent gate electrode as well.

The gate dielectric is another key element in TFT devices. SiO<sub>2</sub>, either grown thermally (when Si wafers are used as substrates) or by plasma-enhanced chemical vapor deposition (PECVD), has traditionally been used because of its ready availability, large band gap (~9.0 eV), high breakdown strength (10–15 MV/cm), and high-quality interface with Si.<sup>10</sup> However, its low dielectric constant ( $\kappa \approx 3.9$ ), together with increasing gate tunneling leakage current with decreasing thickness, introduces significant limits on circuit densities for devices using SiO<sub>2</sub> as the dielectric.<sup>11</sup> The high deposition temperature (>250 °C) further limits its application in flexible electronics, where plastic substrates are desired and low fabrication temperatures (<150 °C) are therefore required. To realize transparent, flexible (TF)-TFTs, it is therefore necessary to develop and integrate high- $\kappa$  dielectrics that can be deposited at low temperature and maintain good electrical properties. Among the transparent oxide insulators (TOIs) which are potential candidates, such as Y<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, HfO<sub>2</sub>, and TiO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub> has received much attention because of its high  $\kappa$  and acceptable dielectric breakdown strength.<sup>12</sup> There are a variety of ways to fabricate Ta<sub>2</sub>O<sub>5</sub> films, which include both chemical and physical vapor deposition methods, such as ion beam sputtering, magnetron sputtering, evaporation, anodization, thermal oxidation, sol–gel techniques, atomic layer deposition, etc.<sup>13</sup> Since grain boundaries may act as the preferential pathways for impurity diffusion and leakage current in crystalline dielectrics, an amorphous structure is ideal,

which typically also offers a smoother surface, and thus superior dielectric–semiconductor interfacial properties.<sup>12,14</sup>

In spite of the aforementioned attractions of these amorphous materials, TFTs exclusively composed of amorphous oxides have rarely been reported. In this contribution, we report on the first demonstration of all-amorphous-oxide TF-TFTs. While amorphous Ta<sub>2</sub>O<sub>5</sub> (a-Ta<sub>2</sub>O<sub>5</sub>) films grown by ion-assisted deposition (IAD) at room temperature exhibit a high  $\kappa$  of ~22.1, we show here that the dielectric–semiconductor interfacial properties can be greatly enhanced by introducing a thin “capping” layer (v-SiO<sub>x</sub>) via post-cross-linking of a vapor-deposited hexachlorodisiloxane (Cl<sub>3</sub>SiOSiCl<sub>3</sub>)-derived film. Combining these a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer TOI dielectrics with an a-ZITO TOS channel and a-ZITO TOC electrodes yields high-performance all-amorphous-oxide TF-TFTs on a variety of substrates, including polyethylene terephthalate (PET). These TF-TFTs exhibit acceptable optical transparency, excellent mechanical flexibility, and significantly enhanced transistor performance versus conventional rigid, opaque Si/SiO<sub>2</sub>-based devices.

## Experimental Section

**Film Deposition.** a-ZITO TOC electrodes of ~100 nm thickness and a-ZITO TOS channels of ~60 nm thickness were deposited by PLD from a hot-pressed ceramic target (Zn<sub>0.33</sub>In<sub>1.40</sub>Sn<sub>0.27</sub>O<sub>3</sub>, 25 mm diameter) at room temperature and with  $P_{\text{oxygen}} = 7.0 \times 10^{-3}$  and  $2.2 \times 10^{-2}$  Torr, respectively. A 248 nm KrF excimer laser with a 20 ns pulse duration, operating at a power of 200 mJ/pulse and 2 Hz repetition rate, was focused onto a 1 mm × 2 mm spot size. The target was rotated at ~5 rpm to avoid localized heating, and the target–substrate separation was maintained at 8 cm. As bottom gate electrodes for the TF-TFTs, a-ZITO TOC films (~100 nm thick, sheet resistance: 60–65 Ω/□) were deposited on PET substrates (~220 μm thick; Kimoto Tech. Inc.). Next, a-Ta<sub>2</sub>O<sub>5</sub> TOI films of ~70 nm thickness were deposited on both solvent-cleaned p<sup>+</sup>-Si (Montco Silicon Tech. Inc.) and the aforementioned PET/a-ZITO TOC substrates using a custom horizontal dual-gun (HDG) IAD system (Ion Tech Inc.) equipped with two 6 cm Kaufman ion sources to generate O<sub>2</sub> and/or Ar ion beams. The deposition was carried out at room temperature using a 5 in. diameter Ta<sub>2</sub>O<sub>5</sub> target (99.99%, Williams Advanced Materials Inc.). While the primary 1000 eV Ar ion beam sputters the target, the assisting 200 eV O<sub>2</sub>: Ar (1:1) ion beam is directed onto the substrates at a 30° angle both before the growth process to clean the substrate surface and *in situ* during growth to tune the film properties. The substrates were continuously rotated at 15 rpm. During this process, the growth rate and ambient pressure were ~0.28 Å/s and  $4.3 \times 10^{-4}$  Torr, respectively. In parallel, the a-Ta<sub>2</sub>O<sub>5</sub> films were also deposited on single-crystal NaCl and Corning 1737F glass substrates for structural and optical property analyses. A v-SiO<sub>x</sub> layer of ~5 nm thickness was next deposited by post-cross-linking a vapor-deposited hexachlorodisiloxane (96%, Aldrich) film as previously described.<sup>15</sup> For capacitance and leakage current characterization, ~50 nm thick Au electrodes were deposited by thermal evaporation at ~2.0 × 10<sup>-6</sup> Torr, using shadow masks to define the 200 μm × 200 μm electrodes. The deposition rate was 0.02 Å/s for the first 10 nm and 0.3 Å/s up to 50 nm. For the TFT fabrication, including the Si/SiO<sub>2</sub>-based control devices using p<sup>+</sup>-Si/300 nm SiO<sub>2</sub> substrates (Montco Silicon Tech. Inc.), ~60 nm thick a-ZITO TOS was deposited as the channel layer. Either 50 nm Au or 100 nm a-ZITO TOC top-contact source/drain electrodes were then deposited by thermal evaporation and PLD, respectively, using shadow masks

- (5) Varshneya, A. K. *Fundamentals of Inorganic Glasses*; Academic Press: San Diego, 1993.
- (6) Nomura, K.; Takagi, A.; Kamiya, T.; Ohta, H.; Hirano, M.; Hosono, H. *Jpn. J. Appl. Phys.* **2006**, *45*, 4303–4308.
- (7) (a) Grover, M. S.; Hersh, P. A.; Chiang, H. Q.; Kettenring, E. S.; Wager, J. F.; Keszler, D. A. *J. Phys. D: Appl. Phys.* **2007**, *40*, 1335–1338. (b) Saji, K. J.; Jayaraj, M. K.; Nomura, K.; Kamiya, T.; Hosono, H. *J. Electrochem. Soc.* **2008**, *155*, H390–H395. (c) Lee, D. H.; Chang, Y. J.; Herman, G. S.; Chang, C. H. *Adv. Mater.* **2007**, *19*, 843–847. (d) Lee, D. H.; Han, S. Y.; Herman, G. S.; Chang, C. H. *J. Mater. Chem.* **2009**, *19*, 3135–3137.
- (8) Buchholz, D. B.; Liu, J.; Marks, T. J.; Zhang, M.; Chang, R. P. H. *ACS Appl. Mater. Interfaces* **2009**, *1*, 2147–2153.
- (9) (a) Na, J. H.; Kitamura, M.; Arakawa, Y. *Appl. Phys. Lett.* **2008**, *93*, 063501. (b) Sato, A.; Abe, K.; Hayashi, R.; Kumomi, H.; Nomura, K.; Kamiya, T.; Hirano, M.; Hosono, H. *Appl. Phys. Lett.* **2009**, *94*, 133502.
- (10) (a) Lucovsky, G. *Adv. Mater. Opt. Electron.* **1996**, *6*, 55–72. (b) Green, M. L.; Gusev, E. P.; Degraeve, R.; Garfunkel, E. L. *J. Appl. Phys.* **2001**, *90*, 2057–2121.
- (11) Wallace, R. M.; Wilk, G. *MRS Bull.* **2002**, *27*, 192–197.
- (12) Wilk, G. D.; Wallace, R. M.; Anthony, J. M. *J. Appl. Phys.* **2001**, *89*, 5243–5275.
- (13) (a) Chaneliere, C.; Autran, J. L.; Devine, R. A. B.; Baland, B. *Mater. Sci. Eng., R* **1998**, *22*, 269–322. (b) Ezhilvalavan, S.; Tseng, T. Y. *J. Mater. Sci.—Mater. Electron.* **1999**, *10*, 9–31.

- (14) Wager, J. F.; Keszler, D. A.; Presley, R. E. *Transparent Electronics*; Springer: New York, 2008.
- (15) DiBenedetto, S. A.; Frattarelli, D.; Ratner, M. A.; Facchetti, A.; Marks, T. J. *J. Am. Chem. Soc.* **2008**, *130*, 7528–7529.


to yield channel dimensions of  $100\ \mu\text{m}$  ( $L$ )  $\times$   $2000\ \mu\text{m}$  ( $W$ ). The large  $W/L$  ratio was chosen to ensure negligible fringing electric field effects on TFT performance metric accuracy.<sup>16</sup>

**Film and Device Characterization.** Film thicknesses were measured with a Veeco Dektak 150 surface profiler. X-ray diffraction (XRD)  $\theta$ - $2\theta$  scans were performed on a Rigaku DMAX-A instrument using Ni-filtered Cu  $K\alpha$  radiation. Selected area electron diffraction (SAED) patterns were obtained using a JEOL 2100 transmission electron microscope (TEM) equipped with an X-ray energy-dispersive spectroscopy system. Optical transmittance spectra were recorded using a Cary 500 UV-vis-NIR spectrophotometer. X-ray photoelectron spectroscopic (XPS) data were collected under high vacuum ( $<10^{-8}$  Torr) using an Omicron ESCA probe equipped with a monochromatic Al  $K\alpha$  (1486.8 eV) 300 W X-ray source and an EA125 energy analyzer. The photoelectron takeoff angle was fixed at  $15^\circ$  to probe only atoms nearest the surface ( $\sim 1$ – $2$  nm), and the binding energies are referenced to the C 1s peak set at 284.7 eV. Atomic force microscopic (AFM) images were acquired on a JEOL-5200 scanning probe microscope in the tapping mode using silicon cantilevers (Applied NanoStructures Inc.). Capacitance versus frequency measurements were acquired by impedance spectroscopy (IS) using a Hewlett-Packard 4192A impedance analyzer. Direct current (dc) metal-insulator-semiconductor (MIS) and TFT measurements were performed on a Signatone probe station with a Keithley 6430 sub-femtoamp remote source meter and a Keithley 2400 source meter using locally written Labview software. All electric measurements were carried out in air at room temperature with no intentional blocking of light.


## Results and Discussion

This section first describes the growth of a-Ta<sub>2</sub>O<sub>5</sub> films by IAD at room temperature, as well as the analysis of their microstructural, optical, compositional, morphological, and dielectric properties by XRD, SAED, UV-vis-NIR, XPS, AFM, IS, and leakage versus voltage measurements. While IAD-derived a-Ta<sub>2</sub>O<sub>5</sub> films exhibit high  $\kappa$  and large  $C_i$  with smooth surfaces and good optical transmittance, introducing a  $\sim 5$  nm v-SiO<sub>x</sub> “capping” layer yields a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer dielectrics with excellent insulating properties. It is then shown that, in the field-effect performance of a-ZITO TOS-based TFTs, the thin v-SiO<sub>x</sub> layer enhances the dielectric-semiconductor interfacial compatibility, suppresses hysteresis, and affords superior TFT performance versus a-Ta<sub>2</sub>O<sub>5</sub> dielectric devices. The novel concept of all-amorphous-oxide TF-TFTs composed *exclusively* of amorphous transparent oxide materials, including the a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer TOI dielectric, an a-ZITO TOS channel, and a-ZITO TOC gate and source/drain electrodes, is next presented and TFT performance analyzed. The very good visible transparency and excellent field-effect performance, even after multiple bending cycles, demonstrate the attractions of all-amorphous-oxide TF-TFTs.

**IAD-Derived a-Ta<sub>2</sub>O<sub>5</sub> Films.** IAD<sup>17</sup> is a scalable vapor-phase technique for large-area film growth, utilizing two ion beams simultaneously to optimize film growth. By controlling the ion beam energy, ion current density, and the O<sub>2</sub> and Ar flow rates



**Figure 1.** XRD  $\theta$ - $2\theta$  scan of an IAD-derived 70 nm thick a-Ta<sub>2</sub>O<sub>5</sub> film grown at room temperature on a Corning 1737F glass substrate. The inset shows a typical SAED pattern for the a-Ta<sub>2</sub>O<sub>5</sub> film.



**Figure 2.** Optical transmittance spectrum of a 70 nm thick a-Ta<sub>2</sub>O<sub>5</sub> film on Corning 1737F glass using the same glass as the reference. The inset shows the  $(\alpha h\nu)^{1/2}$  versus photon energy plot of the a-Ta<sub>2</sub>O<sub>5</sub> film, with the dashed line illustrating the extrapolation of the linear part to extract the  $E_g$ .

of both the primary and assisting beams, dense oxide films with controllable and reproducible electrical and microstructural properties can be grown by IAD at room temperature. A typical XRD  $\theta$ - $2\theta$  scan of a 70 nm a-Ta<sub>2</sub>O<sub>5</sub> film grown on glass by IAD at room temperature is shown in Figure 1. It can be seen that the present IAD-derived Ta<sub>2</sub>O<sub>5</sub> films are essentially amorphous—not unexpected for the low growth temperatures.<sup>13b,18</sup> The SAED pattern (inset) also confirms the amorphous microstructure of the IAD-derived Ta<sub>2</sub>O<sub>5</sub> films.

Figure 2 shows the optical transmittance spectrum of a 70 nm IAD-derived a-Ta<sub>2</sub>O<sub>5</sub> film on glass. The transmittance in the visible range (400–700 nm) is  $>80\%$ . The optical spectrum of the a-Ta<sub>2</sub>O<sub>5</sub> film was fitted using the Tauc formalism<sup>19</sup> to estimate the band gap ( $E_g$ ). Here the wavelength dependence of absorption coefficient ( $\alpha$ ) is described by eq 1, where  $B$  is a constant,  $h$  is Planck's constant,  $\nu$  is the light frequency, and  $r = 1/2, 3/2, 2,$  or  $3$ , depending on the electronic transition mode.

(16) Okamura, K.; Nikolova, D.; Mechau, N.; Hahn, H. *Appl. Phys. Lett.* **2009**, *94*, 183503.

(17) (a) Yang, Y.; Huang, Q. L.; Metz, A. W.; Ni, J.; Jin, S.; Marks, T. J.; Madsen, M. E.; DiVenere, A.; Ho, S. T. *Adv. Mater.* **2004**, *16*, 321–324. (b) Wang, L.; Yang, Y.; Marks, T. J.; Liu, Z. F.; Ho, S. T. *Appl. Phys. Lett.* **2005**, *87*, 161107. (c) Wang, L.; Yoon, M. H.; Lu, G.; Yang, Y.; Facchetti, A.; Marks, T. J. *Nat. Mater.* **2006**, *5*, 893–900. (d) Wang, L.; Yoon, M. H.; Facchetti, A.; Marks, T. J. *Adv. Mater.* **2007**, *19*, 3252–3256. (e) Li, J. F.; Hu, L. B.; Liu, J.; Wang, L.; Marks, T. J.; Grüner, G. *Appl. Phys. Lett.* **2008**, *93*, 083306. (f) Liu, J.; Hains, A. W.; Servaites, J. D.; Ratner, M. A.; Marks, T. J. *Chem. Mater.* **2009**, *21*, 5258–5263.

(18) (a) Chandra, S. V. J.; Uthanna, S.; Rao, G. M. *Appl. Surf. Sci.* **2008**, *254*, 1953–1960. (b) Pereira, L.; Barquinha, P.; Fortunato, E.; Martins, R.; Kang, D.; Kim, C. J.; Lim, H.; Song, I.; Park, Y. *Thin Solid Films* **2008**, *516*, 1544–1548.

(19) Tauc, J. *Amorphous and Liquid Semiconductors*; Plenum: New York, 1974.


$$\alpha = \frac{B(h\nu - E_g)^r}{h\nu} \quad (1)$$

A direct band-to-band transition has been reported for crystalline Ta<sub>2</sub>O<sub>5</sub>,<sup>20</sup> for which a linear  $(\alpha h\nu)^2$  versus photon energy ( $h\nu$ ) dependence should be observed. However, since momentum ( $\hbar k$ ) is not conserved in an amorphous material,  $r = 2$  should be used to determine the  $E_g$  for the present a-Ta<sub>2</sub>O<sub>5</sub> films.<sup>21</sup> A plot of  $(\alpha h\nu)^{1/2}$  versus  $h\nu$  is shown as an inset in Figure 2. The linear dependence of  $(\alpha h\nu)^{1/2}$  on  $h\nu$  is obvious, consistent with the amorphous nature of the present IAD-derived Ta<sub>2</sub>O<sub>5</sub> films. Extrapolating the linear portion of the plot yields  $E_g \approx 4.05$  eV, which agrees well with the previously reported values for a-Ta<sub>2</sub>O<sub>5</sub> in the range 4.0–4.7 eV.<sup>22</sup>


The a-Ta<sub>2</sub>O<sub>5</sub> film composition was further analyzed using XPS. As can be seen in Figure 3a, the films exhibit a phase-pure Ta<sub>2</sub>O<sub>5</sub> spectrum with negligible metal contamination. The feature at 284.7 eV is assigned to C 1s photoelectrons due to surface contamination arising from sample exposure to the atmosphere before the XPS measurement, and the peak at 530.6 eV corresponds to the metal oxide O 1s. Ta 4f<sub>7/2</sub> and 4f<sub>5/2</sub> binding energies are observed at 26.3 and 28.2 eV (Figure 3, top inset), respectively. These values are not unexpectedly higher than those of Ta metal and are similar to those reported for stoichiometric Ta<sub>2</sub>O<sub>5</sub>.<sup>23</sup> Note that there is only one binding state present for Ta, since only one symmetric peak with no splitting or broadening is evident for each state. The Ta features are thus attributable to Ta<sup>5+</sup>. The Ta:O ratio is  $(0.397 \pm 0.016):1$ , as calculated from the ratio of the corresponding integrated peaks with normalization to the atomic sensitivity factors,<sup>23a</sup> and further confirms the stoichiometry of the IAD-derived a-Ta<sub>2</sub>O<sub>5</sub> films.

The a-Ta<sub>2</sub>O<sub>5</sub> films morphologies were characterized by tapping-mode AFM. The AFM image of an a-Ta<sub>2</sub>O<sub>5</sub> film grown on a p<sup>+</sup>-Si substrate is shown in Figure 4a. The low root-mean-square (rms) roughness of  $\sim 0.17$  nm indicates an extremely smooth a-Ta<sub>2</sub>O<sub>5</sub> surface, which is typical of amorphous oxide films. Such an ultrasmooth surface should be beneficial to TFT device performance by reducing carrier scattering at the dielectric–semiconductor interface.<sup>12</sup>

The dielectric properties of the IAD-derived a-Ta<sub>2</sub>O<sub>5</sub> films were investigated by measuring the frequency dependence of the areal capacitance ( $C_i$ ). The results for 70 nm a-Ta<sub>2</sub>O<sub>5</sub> films, grown on both p<sup>+</sup>-Si and PET/a-ZITO TOC substrates, are shown in Figure 5a.<sup>24</sup> The difference between the capacitances of the p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub> and the PET/a-ZITO TOC/a-Ta<sub>2</sub>O<sub>5</sub> samples ( $\sim 250$  versus  $\sim 280$  nF/cm<sup>2</sup> at 10 kHz) doubtless reflects the thin native SiO<sub>2</sub> layer at the p<sup>+</sup>-Si surface which acts as a parallel plate capacitor connected with the a-Ta<sub>2</sub>O<sub>5</sub> layer in series. The



**Figure 3.** XPS survey spectra of p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub> films before (a) and after (b) v-SiO<sub>x</sub> deposition. The top and bottom insets show the narrow scan spectra of the Ta 4f region for the p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub> and the O 1s region for the p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> samples, respectively. Curve-fitting results for the Ta 4f spectra are also shown as the brown (peaks) and pink (sum) curves, with the XPS data as blue ×'s in the top inset.




**Figure 4.** AFM images ( $4.5 \mu\text{m} \times 4.5 \mu\text{m}$ ) of p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub> (a), p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> (b), p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub>/a-ZITO TOS (c), and p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub>/a-ZITO TOS (d), having rms roughnesses of 0.17, 0.64, 0.22, and 0.47 nm, respectively.

dielectric constant ( $\kappa$ ) of the a-Ta<sub>2</sub>O<sub>5</sub> films is calculated from the PET/a-ZITO TOC sample data using eq 2, where  $\epsilon_0$  is the vacuum dielectric constant ( $\epsilon_0 = 8.85 \times 10^{-12}$  F/m) and  $d$  is the film thickness.

$$C_i = \frac{C}{A} = \frac{\kappa \epsilon_0}{d} \quad (2)$$

The value obtained,  $\kappa = 22.1$ , is in agreement with that reported for a-Ta<sub>2</sub>O<sub>5</sub> films grown by other methods.<sup>13</sup> The native SiO<sub>2</sub> thickness on the p<sup>+</sup>-Si substrate surface is estimated to be  $\sim 1.5$  nm using the parallel plate capacitor equation for two capacitors in series ( $1/C_{\text{tot}} = 1/C_1 + 1/C_2$ ).

- (20) Krishnan, R. R.; Gopchandran, K. G.; Mahadevan Pillai, V. P.; Ganesan, V.; Sathe, V. *Appl. Surf. Sci.* **2009**, *255*, 7126–7135.
- (21) Tauc, J.; Grigorov, R.; Vancu, A. *Phys. Status Solidi* **1966**, *15*, 627–637.
- (22) (a) Demiryont, H.; Sites, J. R.; Geib, K. *Appl. Opt.* **1985**, *24*, 490–495. (b) Franke, E.; Trimble, C. L.; DeVries, M. J.; Woollam, J. A.; Schubert, M.; Frost, F. *J. Appl. Phys.* **2000**, *88*, 5166–5174.
- (23) (a) Moulder, J. F.; Stickle, W. F.; Sobol, P. E.; Bomben, K. D. *Handbook of X-Ray Photoelectron Spectroscopy*; Physical Electronics, Inc.: Eden Prairie, MN, 1995. (b) McGuire, G. E.; Schweitz, G. K.; Carlson, T. A. *Inorg. Chem.* **1973**, *12*, 2450–2453.
- (24) Attempts to measure the capacitance at low frequencies ( $<10^3$  Hz) yielded insufficiently accurate data. For discussion of the difficulties in making such measurements, see: (a) Scaife, W. G.; McMullin, G. *Meas. Sci. Technol.* **1994**, *5*, 1576–1579. (b) Lucia, M. L.; Hernandez-Rojas, J. L.; Leon, C.; Martil, I. *Eur. J. Phys.* **1993**, *14*, 86–89.



**Figure 5.** Capacitance versus frequency (a) and gate leakage current density versus voltage plots (b) at the voltage step of 0.2 V and the time delay of 0.1 s for 70 nm thick a-Ta<sub>2</sub>O<sub>5</sub> films deposited on p<sup>+</sup>-Si (denoted by Si in the figure legend) and PET/a-ZITO TOC (denoted by ZITO in the figure legend) substrates with and without a v-SiO<sub>x</sub> overlayer.

The conduction mechanisms operative in Ta<sub>2</sub>O<sub>5</sub> films, like many other high- $\kappa$  oxide dielectrics, are complex, and a number of mechanisms have been identified, among which Schottky emission and Poole–Frenkel effects appear to dominate.<sup>13,25</sup> Both steady-state and transient conduction mechanisms have been identified for Ta<sub>2</sub>O<sub>5</sub> films grown by various methods.<sup>26</sup> Transient conductivity, also known as dielectric relaxation and either Curie–von Schweidler or Kohlraush behavior, is a typical feature of disordered or amorphous dielectric films such as Ta<sub>2</sub>O<sub>5</sub>, which has been extensively investigated. It usually exhibits a power-law current relaxation and results in a dependence of dc leakage characteristics on gate voltage scan rate,<sup>27</sup> in agreement with our observation for the present a-Ta<sub>2</sub>O<sub>5</sub> films on both p<sup>+</sup>-Si and PET/a-ZITO TOC substrates (Figure S1a–d, Supporting Information). Note here that the gate leakage current density magnitude increases with gate voltage scan rate. Higher gate leakage current densities are observed at either larger voltage steps or shorter delay times. The results at the voltage step of 0.2 V and the time delay of 0.1 s are compared in Figure 5b. Note that the p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub> sample exhibits gate leakage current densities as low as  $\sim 1 \times 10^{-7}$  A/cm<sup>2</sup> at  $\pm 6.0$  V. The slightly higher leakage current density in the PET/ZITO TOC/a-Ta<sub>2</sub>O<sub>5</sub> sample may be related to the relatively small a-Ta<sub>2</sub>O<sub>5</sub>  $E_g$  (Figure 2), and thus insufficient band offset with the a-ZITO gate electrode,<sup>28</sup> whereas the relatively lower leakage current density in the p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub> sample is likely due to the native oxide on the p<sup>+</sup>-Si substrate. In any case, it will be seen that these artifacts are substantially reduced and transistor performance greatly enhanced by introducing a thin v-SiO<sub>x</sub> capping layer.

**a-Ta<sub>2</sub>O<sub>5</sub> Films with v-SiO<sub>x</sub> Capping Layers.** Stacked high- $\kappa$  Ta<sub>2</sub>O<sub>5</sub>/large- $E_g$  SiO<sub>2</sub> multilayers have previously been fabricated by the combination of thermal growth and metal–organic chemical vapor deposition at high processing temperatures of 400–850 °C. Although such high deposition temperatures are incompatible with plastic substrates, this strategy is effective in limiting gate leakage and improving the Si/Ta<sub>2</sub>O<sub>5</sub> interfacial compatibility in metal oxide–Si FETs.<sup>29</sup> Recent organic TFT research in this laboratory showed that SiO<sub>x</sub> films can be grown in a low-temperature process involving post-cross-linking of a vapor-deposited hexachlorodisiloxane-derived film, “v-SiO<sub>x</sub>”.<sup>15</sup> The thin v-SiO<sub>x</sub> layer acts as an efficient tunneling barrier, remarkably suppressing the leakage current of self-assembled high- $\kappa$  organic gate dielectrics, and exhibits excellent interfacial compatibility with various organic semiconductors.<sup>14,15,30</sup> In the present work, the properties of a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer TOI dielectrics, prepared by depositing  $\sim 5$  nm v-SiO<sub>x</sub> using this low-temperature process on the IAD-derived a-Ta<sub>2</sub>O<sub>5</sub> films, are investigated. It is seen that v-SiO<sub>x</sub> greatly enhances dielectric–semiconductor compatibility and improves TFT performance.

The XPS spectrum of an a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer is shown in Figure 3b. The features at 103.3 and 154.2 eV correspond to Si 2p and 2s photoelectrons, respectively. They are both shifted  $>4.0$  eV from the standard values for metallic Si (99.2 and 149.8 eV)<sup>23a</sup> and are thus assigned to SiO<sub>2</sub>. No Cl signal is detected, suggesting complete Cl<sub>3</sub>SiOSiCl<sub>3</sub> hydrolysis by ambient H<sub>2</sub>O to form the v-SiO<sub>x</sub> layer via the aforementioned cross-linking and annealing procedure. Note that no Ta signal is detectable, which confirms complete coverage of the a-Ta<sub>2</sub>O<sub>5</sub> layer. This complete coverage is also demonstrated by the existence of only one symmetric O 1s peak (Figure 3, bottom inset) observed at 532.6 eV, significantly shifted from the binding energy of 530.6 eV observed for the p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub> samples. Although the sample surface becomes slightly rougher versus bare a-Ta<sub>2</sub>O<sub>5</sub> after the v-SiO<sub>x</sub> deposition, evident from AFM morphology changes (Figure 4b), it is still reasonably smooth, with an rms roughness of  $\sim 0.64$  nm.

The a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer dielectric exhibits  $C_i$  values of  $\sim 180$  and  $\sim 200$  nF/cm<sup>2</sup> at 10 kHz for samples fabricated on p<sup>+</sup>-Si and PET/a-ZITO TOC substrates, respectively (Figure 5a). As shown in Figure 5b, both samples exhibit impressive gate leakage properties, with the leakage current density  $\sim 1 \times 10^{-7}$  A/cm<sup>2</sup> at  $\pm 6.0$  V. For the samples fabricated on PET/a-ZITO TOC substrates, the a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer exhibits significantly decreased leakage current compared to the a-Ta<sub>2</sub>O<sub>5</sub>-only sample, suggesting effective leakage suppression by the v-SiO<sub>x</sub> capping layer.<sup>15</sup> While all the present Ta<sub>2</sub>O<sub>5</sub>-based TF-TFTs function at  $\sim 4.0$  V as shown below, the leakage current densities are far less than 10<sup>-6</sup> A at  $\pm 6.0$  V for the a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayers on both substrates, important for efficient TFT operation.

**TFT Fabrication and Response.** Cosubstitution of ZnO and SnO<sub>2</sub> in equimolar amounts for In<sub>2</sub>O<sub>3</sub> effects a net isovalent substitution, significantly enhancing the solid solubility of the cosubstituted pair to 40 atom %, yielding Zn<sub>x</sub>In<sub>2-2x</sub>Sn<sub>x</sub>O<sub>3</sub> materials.<sup>31</sup> This level of Zn and Sn substitution is significantly greater than the  $\sim 6$  and  $\sim 1$  atom % possible for individual

(25) (a) Simmons, J. G. *J. Phys. D: Appl. Phys.* **1971**, *4*, 613–657. (b) Banerjee, S.; Shen, B.; Chen, I.; Bohlman, J.; Brown, G.; Doering, R. *J. Appl. Phys.* **1989**, *65*, 1140–1146.

(26) (a) Aris, F. C.; Lewis, T. J. *J. Phys. D: Appl. Phys.* **1973**, *6*, 1067–1083. (b) Fleming, R. M.; Lang, D. V.; Jones, C. D. W.; Seteigerwald, M. L.; Murphy, D. W.; Alers, G. B.; Wong, Y.-H.; van Dover, R. B.; Kwo, J. R.; Sergent, A. M. *J. Appl. Phys.* **2000**, *88*, 850–862.

(27) Gueorguiev, V. K.; Aleksandrova, P. V.; Ivanov, T. E.; Koprinarova, J. B. *Thin Solid Films* **2009**, *517*, 1815–1820.

(28) (a) Robertson, J. *J. Vac. Sci. Technol. B* **2000**, *18*, 1785–1791. (b) Miyazaki, S. *J. Vac. Sci. Technol. B* **2001**, *19*, 2212–2216. (c) Atanassova, E.; Paskaleva, A. *Microelectron. Reliab.* **2007**, *47*, 913–923.

(29) Roy, P. K.; Kizilyalli, I. C. *Appl. Phys. Lett.* **1998**, *72*, 2835–2837.

(30) DiBenedetto, S. A.; Frattarelli, D. L.; Facchetti, A.; Ratner, M. A.; Marks, T. J. *J. Am. Chem. Soc.* **2009**, *131*, 11080–11090.

(31) Ambrosini, A.; Palmer, G. B.; Maignan, A.; Poepplmeier, K. R.; Lane, M. A.; Brazis, P.; Kannewurf, C. R.; Hogan, T.; Mason, T. O. *Chem. Mater.* **2002**, *14*, 52–57.

**Table 1.** Component Materials and Device Performance Parameters Measured in Ambient for TFTs Fabricated with 60 nm Thick a-ZITO TOS Channels

no.	gate	dielectric	$d/C_i^a$ (nm)/(nF/cm <sup>2</sup> )	source/drain	$V_{DS}$ (V)	$\mu_{FE}^b$ (cm <sup>2</sup> /V·s)	$I_{on}$ (A)	$I_{on}:I_{off}$	$V_T$ (V)	SS (V/decade)	$\Delta V_T$ (V)
1	p <sup>+</sup> -Si	SiO <sub>2</sub>	300/10	Au	80	8.6(0.8)	10 <sup>-3</sup>	10 <sup>6</sup>	30	5.7	5.0
2	p <sup>+</sup> -Si	a-Ta <sub>2</sub> O <sub>5</sub>	70/250	Au	4.0	12.3(0.9)	10 <sup>-4</sup>	10 <sup>4</sup>	1.2	0.33	-0.66
3	p <sup>+</sup> -Si	a-Ta <sub>2</sub> O <sub>5</sub> /v-SiO <sub>x</sub>	(70 + 5)/180	Au	4.0	23.1(1.0)	10 <sup>-4</sup>	10 <sup>5</sup>	0.88	0.17	-0.19
4	PET/a-ZITO	a-Ta <sub>2</sub> O <sub>5</sub> /v-SiO <sub>x</sub>	(70 + 5)/200	ZITO	4.0	19.4(0.9)	10 <sup>-4</sup>	10 <sup>5</sup>	1.2	0.26	-0.11
5 <sup>c</sup>	PET/a-ZITO	a-Ta <sub>2</sub> O <sub>5</sub> /v-SiO <sub>x</sub>	(70 + 5)/200	ZITO	4.0	17.2(1.3)	10 <sup>-4</sup>	10 <sup>5</sup>	1.3	0.28	-0.14

<sup>a</sup>  $d$  = dielectric layer thickness. <sup>b</sup> Average of five working devices, with the standard derivation in parentheses. <sup>c</sup> Device no. 4 tested after bending 20 times along a curvature parallel to the channel length at a radius of 8 mm.

substitutions of Sn and Zn, respectively.<sup>32</sup> In the present study, a 30 atom % cosubstitution ( $x = 0.3$ ) level was selected to ensure both a large fraction of In replacement and a safe compositional distance from the cosubstitution solubility limit. The ZITO deposition technique, PLD, is a powerful film growth method that avoids film compositional deviation from that of the target except at very high deposition temperatures, making it ideal for complex oxide film depositions.<sup>33</sup> While elevated deposition temperatures (>100 °C) induce ZITO crystallinity, the PLD-derived ZITO films grown on glass substrates at room temperature are essentially amorphous, as assessed by XRD and TEM.<sup>8</sup>


TFT device performance is characterized by several key metrics, including the field-effect mobility ( $\mu_{FE}$ ), drain-source current ( $I_{DS}$ ), on/off ratio ( $I_{on}:I_{off}$ ), threshold voltage ( $V_T$ ), subthreshold gate voltage swing (SS), and operating voltages (including both the drain-source voltage,  $V_{DS}$ , and the gate voltage referenced to the source electrode,  $V_G$ ).<sup>1</sup> High  $\mu_{FE}$  values afford high saturation currents and fast switching speeds between on/off states; high  $I_{on}:I_{off}$  and low SS indicate efficient and effective modulation of  $I_{DS}$  with  $V_G$ ;  $V_T$  close to 0.0 ensures low power consumption. In the saturation regime,  $I_{DS}$  and SS can be expressed by eqs 3 and 4, respectively, where  $W$  and  $L$  are the channel width and length, respectively.

$$I_{DS} = \left(\frac{W}{2L}\right)C_i\mu_{FE}(V_G - V_T)^2 \quad (3)$$

$$SS = \frac{dV_G}{d \log I_{DS}} \quad (4)$$

To achieve excellent TFT performance, large  $\mu_{FE}$ , high  $I_{on}:I_{off}$ , close-to-zero  $V_T$ , and small SS metrics, as well as low operating voltages, are desired. It can be seen in eq 3 that the same  $I_{DS}$  can be achieved at a lower voltage by utilizing a larger  $\mu_{FE}$  semiconductor and/or a higher  $C_i$  gate dielectric. The large  $C_i$  values of the a-Ta<sub>2</sub>O<sub>5</sub> and a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer dielectrics should therefore be beneficial to achieving low operating voltages.

First, a-ZITO TOS-based TFTs were fabricated on p<sup>+</sup>-Si substrates using either a-Ta<sub>2</sub>O<sub>5</sub> or a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer dielectrics, with devices fabricated on conventional p<sup>+</sup>-Si/SiO<sub>2</sub> (300 nm) substrates in parallel as controls. Due to their amorphous nature, the 60 nm thick a-ZITO TOS films exhibit

**Figure 6.** Representative output (a) and transfer (b) characteristics of TFTs having the structure p<sup>+</sup>-Si/SiO<sub>2</sub> (300 nm)/a-ZITO TOS/Au.

almost the same surface morphologies as the substrates on which they are grown (Figure 4). The rms roughness values are a remarkable 0.22 and 0.47 nm for the samples deposited on p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub> and p<sup>+</sup>-Si/a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> substrates, respectively. The differences in the a-ZITO surface morphology and roughness presumably reflect the differences in substrate roughness.


The device yields are >90% for all the a-ZITO TFTs fabricated in this work. TFT characterizations were carried out in air at room temperature with no intentional light blocking, and the results are compiled in Table 1. Reported  $\mu_{FE}$  values are averaged from five measurements on each type of device. Representative transfer and output characteristics are plotted in Figures 6, 7, and 9. Note that the slightly high gate leakage current ( $I_G$ , Figure S2, Supporting Information) and minor increase of  $I_{DS}$  with negative  $V_{DS}$  (Figure 7b,d) can be related to the use of unpatterned gate or semiconductor structure for these present TFTs. This is a minor effect and should decrease in well-understood ways for a gate and/or semiconductor-patterned device with much smaller gate area, hence a mini-mized gate leakage path.<sup>14,34</sup> Control TFTs using a 300 nm thick SiO<sub>2</sub> gate dielectric exhibit respectable performance (Figure 6). The values  $\mu_{FE} \approx 9.2$  cm<sup>2</sup>/V·s,  $I_{on}:I_{off} \approx 10^6$ , operating voltage of 80 V,  $V_T \approx 30$  V, and SS  $\approx 5.7$  V/decade are all comparable to previous results.<sup>8</sup> The slight clockwise hysteresis with  $V_G$  shift of  $\sim 5.0$  V is likely related to the charge traps at the SiO<sub>2</sub>/a-ZITO TOS interface.<sup>35</sup>

(32) (a) Frank, G.; Kostlin, H.; Rabenau, A. *Phys. Status Solidi A* **1979**, *52*, 231–238. (b) Moriga, T.; Edwards, D. D.; Mason, T. O.; Palmer, G. B.; Poeppelmeier, K. R.; Schindler, J. L.; Kannewurf, C. R.; Nakabayashi, I. *J. Am. Ceram. Soc.* **1998**, *81*, 1310–1316.

(33) (a) Xiong, F.; Hagerman, M.; Zhou, H.; Kozhevnikov, V.; Wong, G. K.; Poeppelmeier, K.; Ketterson, J. B.; Chang, R. P. H.; White, C. W. *J. Vac. Sci. Technol. A* **1994**, *12*, 1446–1450. (b) Dai, J. Y.; Ong, H. C.; Chang, R. P. H. *J. Mater. Res.* **1999**, *14*, 1329–1336. (c) Chrisey, D. B.; Hubler, G. K. *Pulsed Laser Deposition of Thin Films*; John Wiley and Sons: New York, 1994. (d) Christen, H. M.; Eres, G. *J. Phys.: Condens. Matter* **2008**, *20*, 264005.

(34) (a) Meth, J. S.; Zane, S. G.; Sharp, K. G.; Agrawal, S. *Thin Solid Films* **2003**, *444*, 227–234. (b) Liu, S. H.; Becerril, H. A.; LeMieux, M. C.; Wang, W. M.; Oh, J. H.; Bao, Z. N. *Adv. Mater.* **2009**, *21*, 1266–1270.

(35) (a) Kimura, M.; Nakanishi, T.; Nomura, K.; Kamiya, T.; Hosono, H. *Appl. Phys. Lett.* **2008**, *92*, 133512. (b) Hoshino, K.; Hong, D.; Chiang, H. Q.; Wager, J. F. *IEEE Trans. Electron. Dev.* **2009**, *56*, 1365–1370.



**Figure 7.** Representative output (a,c) and transfer (b,d) characteristics of a-ZITO TOS-based TFTs fabricated on p<sup>+</sup>-Si substrates using either a-Ta<sub>2</sub>O<sub>5</sub> (a,b) or a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer (c,d) gate dielectrics.

Figure 7a,b shows representative output and transfer characteristics of the a-ZITO TOS-based TFTs fabricated on p<sup>+</sup>-Si substrates using ~70 nm thick a-Ta<sub>2</sub>O<sub>5</sub> gate dielectrics. Benefitting from the high  $\kappa$  and thus the large  $C_i$  of the a-Ta<sub>2</sub>O<sub>5</sub> dielectric, the TFTs exhibit a significantly lower operating voltage of ~4.0 V and a SS value of ~0.33 V/decade versus the aforementioned ~80 V and ~5.7 V/decade for the SiO<sub>2</sub> dielectric devices. Despite the relatively high  $V_T$  (~1.2 V), a typical  $\mu_{FE}$  of ~13 cm<sup>2</sup>/V·s, slightly higher than that of the SiO<sub>2</sub> devices, is obtained due to the large  $C_i$  provided by the high- $\kappa$  dielectric. In contrast to the SiO<sub>2</sub> devices, the a-Ta<sub>2</sub>O<sub>5</sub> TFTs exhibit a counterclockwise hysteresis with a negative  $V_G$  shift. There are several possible reasons for this not unusual type of TFT hysteresis: (1) charge traps at the dielectric–semiconductor interface; (2) slow polarization of the gate dielectric; and (3) charge injection, movement, and storage in the dielectric.<sup>36</sup> The hysteresis direction and magnitude can, in principle, be affected by all three mechanisms and determined by the dominant one. The observed counterclockwise hysteresis in these a-Ta<sub>2</sub>O<sub>5</sub> devices

cannot be dominated by the interface charge traps, which should result in a positive  $V_G$  shift as observed in the SiO<sub>2</sub> devices. Slow polarization should lead to a higher back-scan current and is usually observed in dielectrics containing polar groups that slowly move/reorient in external fields, such as in polymers having polar side groups;<sup>37</sup> it seems unlikely here. The present hysteresis is therefore reasonably attributable to mobile charge carriers and/or charge injection and storage in the a-Ta<sub>2</sub>O<sub>5</sub> dielectric, for which there is precedent.<sup>38</sup>

Importantly, compared to the above a-Ta<sub>2</sub>O<sub>5</sub>-only results, introducing the thin, large- $E_g$  v-SiO<sub>x</sub> layer significantly enhances TFT performance. As extracted from the transfer plot of Figure 7d, a larger  $\mu_{FE}$  of ~24 cm<sup>2</sup>/V·s is achieved at ~4.0 V operating voltage for the a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer TFTs. Furthermore, the a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer TFTs also exhibit lower  $V_T$  (0.88 versus 1.2 V) and smaller SS values (0.17 versus 0.33 V/decade) versus the a-Ta<sub>2</sub>O<sub>5</sub>-only device.  $I_{on}$  reaches 0.1 mA at an operating voltage of ~2.0 V, while it requires ~2.5 V and >20 V to achieve the same current for the a-Ta<sub>2</sub>O<sub>5</sub>-only and commercial SiO<sub>2</sub> devices, respectively. These enhancements in performance metrics suggest superior v-SiO<sub>x</sub>/a-ZITO TOS interfacial properties versus those of a-Ta<sub>2</sub>O<sub>5</sub>/a-ZITO TOS. Not only do the a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer TFTs afford higher  $I_{on}$  values than do the a-Ta<sub>2</sub>O<sub>5</sub>-only devices at the same  $V_G$ , but the  $I_{off}$  (defined as the lowest observed  $I_{DS}$ ) also decreases to ~10<sup>-9</sup> A, comparable to typical  $I_{off}$  values of conventional p<sup>+</sup>-Si/SiO<sub>2</sub>-based electronics (Figure 6). In principle, charges may accumulate at the a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> interface due to the conductivity differences in the a-Ta<sub>2</sub>O<sub>5</sub> and the v-SiO<sub>x</sub> layers, which will also affect the electric field distribution in each layer.<sup>39</sup> Nevertheless, the electric field in the a-Ta<sub>2</sub>O<sub>5</sub> layer under the same applied voltage should approximately decrease on introducing the v-SiO<sub>x</sub> capping layer according to eq 5, where  $E_{TaO}$ ,  $t_{TaO}$ ,  $E_{SiO}$ , and  $t_{SiO}$  are the electric field and thickness of the a-Ta<sub>2</sub>O<sub>5</sub> and v-SiO<sub>x</sub> layers, respectively.

$$E_{TaO} = \frac{V_G - E_{SiO}t_{SiO}}{t_{TaO}} \quad (5)$$

The significantly decreased hysteresis may reflect reduced effects on the channel charge carriers of mobile ions and/or charges injected from the gate and trapped in the a-Ta<sub>2</sub>O<sub>5</sub> layer because of the decreased  $E_{TaO}$  and the v-SiO<sub>x</sub> spacer. As summarized in Table 1, the a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer devices exhibit TFT performance metrics that are in every way superior to those of the a-Ta<sub>2</sub>O<sub>5</sub>-only devices.


**All-Amorphous-Oxide TF-TFTs.** The first report of a transparent TFT fabricated using a crystalline ZnO TOS channel on glass highlighted both the attractions of and fabrication challenges for such devices.<sup>2a</sup> A subsequent TF-TFT using an amorphous IGZO channel and polycrystalline ITO electrodes underscored these attractions and constraints.<sup>3a</sup> Although it is generally known that amorphous materials have greater mechanical flexibility than their crystalline/polycrystalline counterparts,<sup>3</sup> TF-TFTs composed *exclusively* of amorphous oxides

(36) (a) Deal, B. E.; Fleming, P. J.; Castro, P. L. *J. Electrochem. Soc.* **1968**, *115*, 300–307. (b) Snow, E. H.; Deal, B. E. *Trans. Metall. Soc. AIME* **1968**, *242*, 512–523. (c) Chen, K.; Nielsen, M.; Rymaszewski, E. J.; Lu, T. M. *Mater. Chem. Phys.* **1997**, *49*, 42–45. (d) Koo, J. B.; Ku, C. H.; Lim, S. C.; Kim, S. H.; Lee, J. H. *Appl. Phys. Lett.* **2007**, *90*, 133503. (e) Gorn, P.; Holzer, P.; Riedl, T.; Kowalsky, W.; Wang, J.; Weimann, T.; Hinze, P.; Kipp, S. *Appl. Phys. Lett.* **2007**, *90*, 063502. (f) Cahyadi, T.; Tan, H. S.; Mhaisalkar, S. G.; Lee, P. S.; Boey, F.; Chen, Z. K.; Ng, C. M.; Rao, V. R.; Qi, G. J. *Appl. Phys. Lett.* **2007**, *91*, 242107.

(37) (a) Lee, C. A.; Park, D. W.; Jin, S. H.; Park, I. H.; Lee, J. D.; Park, B.-G. *Appl. Phys. Lett.* **2006**, *88*, 252102. (b) Park, S. Y.; Park, M.; Lee, H. H. *Appl. Phys. Lett.* **2004**, *85*, 2283.

(38) (a) Vermilyea, D. A. *J. Electrochem. Soc.* **1957**, *104*, 427–433. (b) Duggan, M. J.; Saito, T.; Niwa, T. *Solid State Ionics* **1993**, *62*, 15–20.


(39) (a) Nishioka, Y.; Shinriki, H.; Mukai, K. *J. Appl. Phys.* **1987**, *61*, 2335–2338. (b) Sundaram, K.; Choi, W. K.; Ling, C. H. *Thin Solid Films* **1993**, *230*, 145–149.



**Figure 8.** Structure of the present PET/a-ZITO TOC/(a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub>) TOI/a-ZITO TOS/a-ZITO TOC TF-TFTs (a) and optical transmission spectrum of an 80 TF-TFT array taken through the a-ZITO TOC source–drain region (b), with the inset showing a photograph of the all-amorphous-oxide TF-TFT array fabricated on PET, bent with fingers over a printed tree picture. The image was taken by a Panasonic DMC-ZS1 Lumix digital camera with no further color adjustment.

are rare. While a-ZITO TOS and TOC films can be grown at room temperature<sup>8</sup> and can serve as the TFT channel and electrodes, respectively, the a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer TOI films reported here, with high  $C_i$ , low gate leakage, and enhanced interfacial compatibility with a-ZITO TOS channels, are also amorphous and provide exceptionally effective gate dielectrics in TFTs using p<sup>+</sup>-Si gate and Au source–drain electrodes, as shown above. By next replacing the TFT electrodes with a-ZITO TOC materials, all-amorphous-oxide TF-TFTs having the structure shown in Figure 8a could be fabricated on PET substrates. Figure 8b shows the optical transmission spectrum of an 80 TF-TFT array acquired through the a-ZITO TOC source–drain region. The average visible transmittance of the TF-TFT array is ~75%. Note that the average visible transmittance of the PET substrate alone is ~90%. The photographic image (Figure 8b inset) also demonstrates the transparency and flexibility of these devices.

The output and transfer characteristics of these all-amorphous-oxide TF-TFTs are shown in Figure 9a,b. The results indicate that these TF-TFTs have n-type channels operating in the enhancement mode with the accumulation of electrons at positive gate biases. The output characteristics exhibit a steep  $I_{DS}$  rise with  $V_{DS}$  in the low  $V_{DS}$  region, suggesting good Ohmic contact properties between the a-ZITO TOC source–drain electrodes and the a-ZITO TOS channel.  $I_{DS}$  reaches saturation at  $V_{DS} > 2.0$  V, and  $I_{on} > 0.3$  mA is achieved at  $V_G = 4.0$  V.



**Figure 9.** Representative output (a,c) and transfer (b,d) characteristics of identical TF-TFTs tested before (a,b) and after (c,d) repetitively bending 20 times along a curvature parallel to the channel length at a radius of 8 mm.

Hysteresis in these TF-TFTs is almost negligible, but with a slightly negative  $V_T$  shift of ~0.1 V. The  $\mu_{FE}$ ,  $I_{off}$ ,  $I_{on}:I_{off}$ ,  $V_T$ , and SS values extracted from the transfer plot at  $V_{DS} = 4.0$  V are ~20 cm<sup>2</sup>/V·s, ~10<sup>-10</sup> A, >10<sup>5</sup>, ~1.2 V, and ~0.26 V/decade, respectively (Table 1). Note that such low operating voltages, low  $I_{off}$ , and high  $I_{on}:I_{off}$  characteristics are very important to realizing the low power consumption needed for battery-powered portable electronics applications.

To assess the mechanical flexibility of the present devices, identical TF-TFTs were tested before and after repetitive bending 20 times along a curvature parallel to the channel length at a bending radius of 8 mm; the results are shown in Figure 9c,d. Note that the devices maintain excellent functionality with no serious degradation after bending, demonstrating the attraction of using all-amorphous-oxide components. The low  $I_{off}$  (<10<sup>-9</sup> A) and high  $I_{on}:I_{off}$  (>10<sup>5</sup>) parameters are nearly unchanged after bending, and the measured  $\mu_{FE}$  is ~18 cm<sup>2</sup>/V·s, with  $I_{on} \approx 0.3$  mA at  $V_G = 4.0$  V, all comparable to the device performance parameters before bending.

## Conclusions

In summary, a-Ta<sub>2</sub>O<sub>5</sub> transparent oxide insulating films with a high  $\kappa$  of ~22.1 and an  $E_g$  of ~4.05 eV were grown by IAD at room temperature. Next, a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer TOI dielectrics were fabricated by capping the IAD-derived a-Ta<sub>2</sub>O<sub>5</sub> with a thin v-SiO<sub>x</sub> layer, deposited by post-cross-linking a vapor-deposited Cl<sub>3</sub>SiOSiCl<sub>3</sub>-derived film. The resulting bilayer amorphous TOI dielectrics heterogeneously integrate the large



$C_i$  from the high- $\kappa$  a-Ta<sub>2</sub>O<sub>5</sub> layer with the v-SiO<sub>x</sub> layer, exhibiting improved TFT interfacial compatibility with an a-ZITO TOS channel layer over that of a-Ta<sub>2</sub>O<sub>5</sub>-only gate dielectrics. Transparent, flexible TFTs comprised exclusively of amorphous oxides are fabricated at low temperatures on PET substrates by combining the a-Ta<sub>2</sub>O<sub>5</sub>/v-SiO<sub>x</sub> bilayer amorphous TOI gate dielectric with an a-ZITO TOS channel and a-ZITO TOC electrodes. These all-amorphous-oxide TF-TFTs exhibit excellent performance parameters of  $\mu_{FE} \approx 20 \text{ cm}^2/\text{V}\cdot\text{s}$ ,  $I_{on} > 10^{-4} \text{ A}$ , and  $I_{on}:I_{off} > 10^5$  at low operating voltages of  $\sim 4.0 \text{ V}$ , along with good visible transparency and excellent mechanical flexibility, thereby offering a promising approach toward flexible “invisible” electronics.

**Acknowledgment.** The research was supported by the MRSEC program of NSF (DMR-0520513) at the Materials Research Center

of Northwestern University and by ONR (N00014-02-1-0909). XPS, TEM, and AFM work was performed in the Keck-II, EPIC, and NIFTI facilities of the NUANCE Center at Northwestern University. NUANCE Center is supported by NSF-NSEC, NSF-MRSEC, Keck Foundation, the State of Illinois, and Northwestern University. The authors also thank Dr. Y. Zhang at Polyera Corp. for assistance in retesting and confirming TF-TFT performance parameters before and after the bending tests.

**Supporting Information Available:** MIS gate leakage current density at different gate voltage steps and time delays; transistor gate leakage data. This material is available free of charge via the Internet at <http://pubs.acs.org>.

JA9103155